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The use of non-volatile semiconductor memory within an extended storage hierarchy promises sig-
nificant performance improvements for transaction processing. Although page-addressable semicon-
ductor memories like extended memory, solid-state disks and disk caches are commercially available 
since several years, no detailed investigation of their use for transaction processing has been per-
formed so far. We present a comprehensive simulation study that compares the performance of these 
storage types and of different usage forms. The following usage forms are considered: allocation of 
entire log and database files in non-volatile semiconductor memory, using a so-called write buffer 
to perform disk writes asynchronously, and caching of database pages at intermediate storage levels 
(in addition to main memory caching). Our simulations are conducted with both synthetically gener-
ated workloads and traces from real-life database applications. In particular, simulation results will 
be presented for the debit-credit workload frequently used in transaction processing benchmarks. 
As expected, the greatest performance improvements (but at the highest cost) can be achieved by 
storing log and database files completely in non-volatile semiconductor memory. For update-inten-
sive workloads, a limited amount of non-volatile memory used as a write buffer also proved to be 
very effective. To reduce the number of disk reads; caching of database pages in addition to main 
memory is best supported by an extended memory buffer. In this respect, disk caches are found to be 
less effective as they are designed for one-level caching. Different storage costs suggest that it may 
be cost-effective to use two or even three of the intermediate storage types together. The performance 
improvements obtainable by the use of non-volatile semiconductor memory is also found to reduce 
the need for sophisticated DBMS buffer management in order to achieve high transaction processing 
performance. 
Keywords: Transaction processing, storage hierarchy, extended memory, solid-state disk, 
disk cache, buffer management 
1. Introduction 
Disk 1/0 is a significant performance factor for transaction processing. Typically, a large portion of a trans-
action' s response time is determined by synchronous disk 1/0, e.g. for reading in a database page or writing 
log data. Furthermore, the overhead for disk l/Os (process switches, etc.) reduces the effective CPU utiliza-
tion and thus throughput. What is more, long 1/0 delays may prevent full utilization of the available 
CPU capacity. This danger increasingly becomes a reality since CPU speed is improving at a high rate 
while only modest improvements in disk latency could be achieved so far [PCGK89]. A consequence of this 
growing speed mismatch is that faster CPUs require much higher multiprogramming levels to overlap 1/0 
deactivations. High multiprogramming levels, however, cause increased data contention and potentially 
lock thrashing that may prevent füll CPU utilization [FRT90, BHR.91]. 
There are numerous approaches to improve 1/0 performance. Database management systems 
(DBMS) typically offer a variety of access methods like index structures, hashing schemes or clus-
tering to optimize the physical database structure according to the application 's access characteris-
tics. DBMS also cache database pages in main memory in order to limit the number of disk accesses. 
Increasing the size of the main memory database buffer together with the CPU speed is a simple 
means to improve 1/0 performance since hit ratios may be increased (fewer disk reads). On the other 
band, the number of disk writes (logging, database writes) is not improved by a larger main memory 
buffer. In addition, it is unlikely that the 1/0 delay per transaction can be reduced by an increased 
main memory buff er as much as the CPU speed improves. This is also because the database size on 
disk grows constantly and the database buff er must cache pages for more concurrent transactions. 
Mainmemory databases (e.g. [GLV84, De84, Le86, Ei89, SG90]) promise a complete solution to the 
1/0 problem by storing the entire database in main memory. One problem of main memory databases 
is cost. While the cost per megabyte declines faster for main memory than for disks, disks still have 
a significant cost advantage particularly for mainframe architectures. Apart from technical problems, 
keeping large databases of hundreds of gigabytes memory-resident is simply not cost-effective for 
the foreseeable future. Based on simple cost-performance considerations, Gray and Putzolu conclude 
in [GP87] that only data referenced at least every five minutes should be memory-resident (given a 
particular cost ratio between disk and main memory). Mixed solutions where only some databases 
are kept memory-resident while others reside on disk incur a high DBMS complexity to support, both 
access modes (e.g. different types of access paths, different query optimization strategies, etc.). 
Another approach to improve 1/0 performance is the use of disk arrays [Ki86, Me89, Ng89, 
PCGK89, KGP89]. The main idea is to replace a single large disk drive by an array ofmany smaller 
drives to improve the 1/0 bandwidth and 1/0 rates. On the other hand, access to a single page (which 
is the dominating access type in transaction proces!ling) is not improved, but likely to be slower. In 
proposals like RAID (redundant arrays of inexpensive disks) [PCGK89, KGP89] up to four disk ac-
cesses are needed to update a single page because parity information stored on separate disks must 
be accessed and updated (for fault tolerance reasons). High_er 1/0 latency, however, increases trans-
action response time and therefore data contention (langer lock holding times). 
In this paper, we consider the use of extended Storage hierarchies with intermediate Storage levels 
between main memory and disk to improve 1/0 performance for transaction processing. Non-volatile 
semiconductor memories are particularly attractive as they provide not only fast access times but can 
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also reduce the number of disk writes. In [CKKS89], the use of a so-called 'safe RAM' has been pro-
posed to improve transaction processing performance. Safe RAM is supposed tobe a DRAM memory 
with enough backup power to copy the memory contents to a disk after a power failure. All write I/ 
Os (database and log writes) should be directed to this store so that database reads remain the only 
I/0 delays for transactions. The authors argue that a comparatively small store is sufficient to signif-
icantly improve performance compared to a disk-based architecture. They also provide cost estimates 
to demonstrate the cost-effectiveness of such an approach. 
There have been some performance studies on the use of disk caches, but these studies were not spe-
cifically concemed with transaction processing applications. In [Sm85], for instance, the use of disk 
caches was investigated for three 1/0 traces from !arge IBM installations for which the disk caches 
were found to be very effective. This study used the cache miss ratios as the primary performance 
metric and did not consider caching at multiple levels of the Storage hierarchy. 
We present a detailed performance study that analyses the usefulness of three different types of in-
termediate storage for transaction processing: disk caches, solid-state disks and extended memory. 
We are not aware of any other performance analysis that compares these storage types side by side. 
We consider caching of database pages in main memory, in extended memory and in volatile or non-
volatile disk caches. Furthemore, our simulation sytem supports the use of a write buffer in extended 
memory or in disk caches; portitions of the database may be kept resident in main memory or can be 
allocated to extended memory, solid-state disks or regular disks. In the area of database performance 
evaluation, we follow a unique simulation approach by supporting both a flexible synthetic workload 
generation as well as the use of database traces. Furthermore, our study is not limited to intemal per-
formance metrics like miss ratios but directly determines throughput and response time results. 
Some of the questions we try to answer with our simulation study are: 
• What is·the relative performance improvement for each type of intermediate storage compared 
to disk-based configurations ? 
• Can less expensive storage types (e.g. disk caches) achieve comparable performance than ex-
pensive ones (e.g. extended memory) ? 
Does it make sense to use two or even three of the intermediate storage types together ? 
How does caching of database pages at more than one storage level affect performance ? 
ls a FORCE update strategy [HR83] where all modified pages are written from main memory to 
the permanent database at commit time affordable in the presence of non-volatile semicon-
ductor memory 1 ? 
The rest of this paper is structured as follows. The next section discusses the use of extended storage 
hierarchies in more detail. In section 3, we describe our simulation model. Section 4 presents the ex-
periments conducted and analyses the simulation results. Finally, we summarize our main findings 
in section 5. 
1
· FORCE permits simpler logging and recovery procedures compared to the NOFORCE alternative requir-
ing special checkpointing techniques and redo recovery after a system crash [HR83) . In disk-based DBMS, 
FORCE is generally not acceptable for high-volume applications since it can incur a significant increase in 
response time, data contention and 1/0 overhead. Meanwhile, most DBMS adopt the NOFORCE approach, 
but FORCE is still used in several existing DBMS including IMS (Full Function). 
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2. Extended Storage Architectures 
In this section, we focus on the use of an extended storage hierarchy to improve 1/0 performance for 
transaction processing. For this purpose, we consider three types of page-addressable semiconductor 
memories: disk caches, solid-state disks (SSD) and extended main memory (Fig. 2.1). They are based 
on semiconductor memory thus permitting substantially better access times and 1/0 rates than disks. 
In contrast to main memory, these memories cannot directly be addressed by machine instructions 
but are page-addressable similar to disks. This means that in order to read data from such an inter-
mediate memory, the corresponding page must be read into main memory. Similarly, data cannot di-
rectly be modified in the intermediate memory but pages are altered in main memory and written 
back at a later point in time. This page-oriented access interface offers better failure isolation than 
main memory against processor failures and software errors. In addition, the simpler access interface 
permits a lower cost per megabyte than for main memory. SSDs are always non-volatile (as the name 
implies) while disk caches and extended memories are currently mostly volatile. However, non-vol-
atility can be achieved for all three memory types, e.g. by using a battery backup or uninterruptable 
power supply. 
Approximate values for cost per megabyte and access latency (as of 1990) are given in Table 2.1. 
The storage costs refer to mainframe systems and are therefore much higher than for PCs or work-
stations. Solid-state disks improve the access time per page by about a factor 10 compared to disks, 
however at a 50- to 100-fold cost per MB. Extended memory is about twice as expensive than solid-
state disks [Ku87], but about 50- to 100-times faster. Typically, main memory is twice as expensive 
as extended memory (per MB). 
page-
addressable 
semlconductor 
stores 
magnetlc dlsk 
(OASD) 
magnetlc tape 
1 access 
+ time 
dlsk arrays 
optlcal dlsk 
(e.g. WORM) 
Fig. 2.1: Extended storage hierarchy 
extended 
memory 
SSD 
disk cache 
disk 
price avg. access time 
per MB per page (4 KB 
(for /arge systems) 
1000 - 2000 $ 10 - 100 
microse 
500 - 1000 $ 1 -3 ms 
? 1 -3 ms 
3- 20 $ 10 - 20 m 
Table 2.1 
Disk caches [Sm85, Gro85, Gro89] are completely managed by the disk controllers and their exist-
ence is thus transparent to the accessing systems. That is, data in the disk cache is accessed via the 
conventional channel-oriented disk interface with access times largely determined by the speed of 
the channel and disk controller. While volatile disk caches can only improve read performance, non-
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volatile caches also speed up disk writes. Solid-state disks are functionally equivalent to disks but 
keep the entire data (all files) in non-volatile semiconductor memory [Ku87]. The channel-oriented 
interface results in about the same access time than for disk caches. However, disk caches keep only 
the 'active' data in semiconductor memory so that for some fraction of accesses the slow disk ac-
cesses remain. Thus, the average access time for a SSD is better than for disks with a disk cache. On 
the other hand, a comparatively small disk cache may already be sufficient to save many disk access-
es thereby reducing cost compared to solid-state disks. 
Extended memory is used in IBM 3090 mainframe computers as a volatile main memory extension 
[CKB89]. In contrast to disk caches and SSDs, this so-called expanded storage (ES) has no channel-
oriented interface but is largely managed by software in the operating system (MVS, VM). Special 
machine instructions are provided to move pages between main memory and ES. Currently, access 
times are two to three orders ofmagnitudes faster than for SSDs and disk caches (about 75 microsec 
per 4 KB page including OS overhead). Since a process switch (typically costing several thousand 
instructions) would be more expensive than this delay, accesses to ES are synchronous, i.e. the CPU 
is not released during the page transfer. While conceptually the ES sits between main memory and 
the disk subsystem in the storage hierarchy, pages cannot directly migrate from ES to disk. Rather 
all data transfers between ES and disk must go through main memory since page transfers are con-
trolled by the accessing system rather than by a separate ES controller. 
Originally, the ES has only been used as a fast paging and swapping device controlled by the oper-
ating system (LRU replacement of pages in ES). Meanwhile more flexible OS services have been 
provided to permit programs (e.g. the DBMS) to maintain data in ES [Ru89]. Fujitsu offers an ES-
like store called SSU (System Storage Unit) which is non-volatile, has a capacity of up to 2 GB and 
supports a transfer rate of 300 MB/s between main memory and SSU. In [BHR91, Ra91], a special 
type of non-volatile extended memory has been considered for use in centralized and locally distrib-
uted transaction systems. In our performance study here, we will only consider non-volatile extended 
memory (NVEM). 
non-vgl~ile 
exten e memory solid-state disk Hon-vo1~w1e 1sk cac e vpl~tile d1s cache 
residtnt files (data ase, log) + + - -
'1[,ite buffer ( atabase, log) + - + -
database buffer + - + + 
Table 2.2: Usage forms of intermediate storage types 
As shown in Table 2.2, there are three basic usage forms of the storage types for transaction process-
ing. The first one is to keep entire (database or log) files resident in non-volatile semiconductor mem-
ory (NVEM or SSD) thereby eliminating all disk l/Os for the respective files. The second possibility 
is to keep a write buffer in non-volatile semiconductor memory (NVEM or disk cache). This ap-
proach fastens page writes since the respective transaction can continue processing as soon as the 
page has been written to the write buffer in semiconductor memory. The disk copy of the correspond-
' ing page is updated asynchronously, i.e. without increasing response time. Finally, the number of 
disk reads can be reduced by caching database pages in a second-level database buffer (extended 
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memory, disk cache) which may be volatile. Database reads could also be reduced by an increased 
main memory buffer, but at a higher storage cost. Table 2.2 illustrates that only NVEM supports all 
three usage forms, while SSDs are limited to keep entire files and disk caches may be used as a write 
buffer and/or for caching database pages. 
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3. Simulation model 
We developed a comprehensive simulation system called TPSIM for studying a variety of storage 
architectures for transaction processing. TPSIM has been implemented using the DeNet simulation 
language [Li89]. While TPSIM supports centralized and distributed transaction systems, we concen-
trate on the central case in this paper. In our model, a transaction system consists of three major parts 
(Fig. 3.1): a SOURCE which generates the workload of the system, a computing module (CM) that 
is responsible for processing the transactions, and a set of peripheral devices for storing database and 
log files. We consider caching in main memory, in extended memory andin volatile or non-volatile 
disk caches. Furthermore, a write buffer can be allocated to non-volatile extended memory or to disk 
caches. Parts of the database may be kept main memory-resident or can be allocated to non-volatile 
extended memory, solid-state disks or regular disks. 
In 3.1, we describe the SOURCE component as well as our database model. Subsections 3.2 and 3.3 
cover the CM model and external storage model, respectively. 
SOUR CE 
TM 
Transaction Manager 
BM 
Buffer Manager 
cc 
1-----.i Concurrency 
Control 
SSD 
Fig. 3.1: Gross structure of the TPSIM system (central case) 
3.1 Database and Ioad model 
CM 
For database performance evaluation, the database and workload model is of great importance since 
it largely determines the performance results and the value of a study. To cover a wide range of ap-
plications, we have built three workload generators supporting synthetic workloads and the use of 
database traces. One SOURCE modul creates general synthetic transaction loads with a high flexi-
bility for studying different load profiles. In particular (and unlike many other studies), our synthetic 
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model supports different types of non-uniform database access being a prerequisite for effective 
caching strategies which capitalize on the principle of locality of reference. In this subsection, we 
first describe this synthetic model. Afterwards, we briefly outline the implementation of the two oth-
er workload generators. One of these generates synthetic Debit-Credit transactions according to the 
benchmark definition in [An85, Gr91], while the other one supports the use of database traces. 
General workload and database model 
Table 3.1 summarizes the key parameters of the synthetic workload and database model. In this mod-
el, the database is a collection of partitions. A partition may be used to represent a file, a record type 
(relation), part of a record type, or an index structure. In the simulation system, partitions are used 
to define the ref erence distribution, to allocate the database to external devices, and to specify a con-
currency control strategy (see below). A partition consists of a number of database pages which in 
turn consist of a specific number of objects (e.g. records). The number of objects per page is deter-
mined by the blocking factor which can be specified on a per-partition basis. Diff erentiating between 
objects and pages is important in order to study the effect of clustering which aims at reducing the 
number of page accesses (disk I/Os) by storing related objects into the same page. Furthermore, con-
currency control may now be performed on the page or object level. 
Parameter Meaning 
NumPartitions number of partitions in the database 
NumTxTypes number of transaction types 
RefMatrix relative reference matrix 
Per-Partition Parameters 
NumObjects number of objects in the partition 
BlockFactor blocking factor for the partition 
NumSubpartitions number of subpartitions 
Size i relative size of subpartition i 
AccessProb i access probability of subpartition i 
Per-Transaction-Type Parameters 
ArrRate arrival rate 
TxSize average number of objects accessed 
WriteProb write probability 
Sequentiality sequential or non-sequential access 
VarSize variable or fixed transaction size 
Table 3.1: Workload and database model parameters 
Within a database partition, the reference distribution is controlled by a generalized version of the 
so-called b/c rule [Ta85]. The b/c rule states that. b% of the accesses should be directed to c % of the 
objects (often cited examples are the 80/20 and 90/10 rules). Since the b/c rule implicitly requires 
that 100 - b % of the accesses go to 100 - c % of the objects, it basically divides a partition into two 
subpartitions and determines the relative size and access probabilities of these two subpartitions. 
Within a subpartition, uniform access distribution is assumed. In our simulation system, we use a 
more general model where an arbitrary number of subpartitions together with their relative sizes and 
access probabilities can be defined. For instance, a two-level 90/10-rule (stating that 90 % of the first 
90 % of the accesses go to 10 % of the original 10 % of the objects) can be defined by using three 
subpartitions with relative sizes of 81, 9, and 10 % and access probabilities of 1, 9, and 90 %, re-
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spectively. This method is a simple but flexible approach to define non-uniform access pattern in a 
controlled manner (uniform distribution is achieved in the special case of one subpartition). 
The SOUR CE component can generate transactions of multiple transaction types. Each transaction 
type is characterized by its arrival rate, the average number of object accesses per transaction and 
the probability of write accesses. Accesses within a transaction may be sequential or non-sequential 
(see below). Furthermore, the number of object accesses per transaction can be selected tobe fixed 
or variable; in the latter case the actual number of accesses is determined according to an exponential 
distribution over the specified mean. Variability of transaction sizes is typical in real applications 
and can have a significant effect on data contention [Th91]. 
In our model, the access distribution of transaction types can be controlled by means of a relative 
reference matrix. This matrix defines for every transaction type T and database partition P which 
fraction of T's accesses should go to P (see example in Table 3.2). The actual reference frequencies 
are determined by this relative reference matrix and by the arrival rates and number of object access-
es per transaction type. While the reference matrix determines the selection of the partitions, object 
selection within a partition is controlled as discussed above . For sequential transaction types, the ac-
cesses of a transaction are restricted to a single partition in our current model. The respective parti-
tion is selected according to the relative reference matrix; within this partition the first object to be 
accessed is determined according to the partition-specific access probabilities. The remaining trans-
action accesses reference the n-1 objects directly following the first object (n =total number of object 
accesses of the respective transaction). 
Pl P2 P3 P4 
TTl 1.0 - - -
TT2 - 0.4 0.1 0.5 
TT3 0.25 0.25 0.25 0.25 
Table 3.2: Example of relative reference matrix (3 transaction types, 4 partitions) 
The relative reference matrix is a powerful means for defining the access pattern of a workload. lt 
allows specification of arbitrary degrees of locality of reference within a given transaction type as 
well as between transaction types (intra- and inter-transaction type locality). Since the reference pat-
tern of a real application as reflected in a database trace can also be expressed by a such a reference 
matrix [Ra88], this information could directly be used in our model to generate transactions similar 
to those executed in the real world.2 The above described generalization of the b/c rule could also be 
achieved by the relative reference matrix by defining every subpartition as a separate partition. In 
this case, we can even define different access probabilities to (sub)partitions for different transaction 
types. We also support the partition-specific access rules as a convenient means to use the same ac-
cess strategy within a partition for all transaction types. 
2
· In the extreme case, every transaction could be modelled as a separate transaction type and every page 
as a distinct partition; in this case, however, the reference matrix itself would almost have the size of the cfa-
tabase trace. Furthermore, the reference matrix does not define the order of references within transactions. 
To avoid these limitatons, we additionally support the direct use of database traces. 
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Debit-Credit workload generation 
As mentioned above, we have a special version of the SOURCE module for the generation of Debit-
Credit transactions [An85]. In this case, we use a largely fixed database and load model with four 
partitions (representing the ACCOUNT, BRANCH, TELLER and HISTORY record types) and a sin-
gle transaction type with a fixed number (four) of object accesses and 100% update accesses. The 
number of objects for these partitions determine how many ACCOUNT and TELLER records belong 
to the same BRANCH record. While the BRANCH record is randomly selected for a transaction, the 
TELLER record is (randomly) selected from the set of TELLER records associated with the selected 
BRANCH record. K% of the ACCOUNT accesses are to an account associated with the selected 
branch, while the remaining accesses go to an account of another branch (in [An85], K=85). The 
HISTORY partition is sequentially accessed by all transactions. A separate parameter permits clus-
tering of BRANCH and TELLER records. In this case, TELLER records are stored in the same page 
where their associated BRANCH record is stored. This reduces the number of page accesses per 
transaction to three and is likely to improve hit ratios; in the case of page-level concurrency control 
data contention is also reduced. 
In every transaction the four record types are referenced in the same order so that no deadlocks can 
occur. The small TELLER and BRANCH record types are accessed last to keep lock holding times 
for them as short as possible. 
Use of database traces 
In the trace-driven simulations, the database and load model is largely determined by the trace infor-
mation and the underlying application. The trace consists of a certain number of transactions of dif-
ferent types. For every transaction, the transaction type and all database (page) references with their 
access mode (read or write) are recorded in the trace. Our workload generator simply extracts the 
transactions from the trace and submits them to the processing node according to a specified arrival 
rate. There may be a common arrival rate for all transactions in the trace preserving the original ex-
ecution order of the workload. Alternatively, we can specify a different arrival rate per transaction 
type. 
3.2 CM model 
The CM is responsible for processing the transactions assigned to it by the SOUR CE component. As 
indicated in Fig. 3.1, a CM is represented by a transaction manager (TM), a buffer manager (BM), a 
concurrency control component (CC) and CPU servers. The main parameters of these components 
are shown in Table 3.3. 
The transaction manager TM controls execution of the transactions. Its multiprogramming level 
(MPL) only determines the maximal number of concurrently active transactions as we use an open 
system. In the case that all MPL 'processing slots' are occupied, newly arriving transactions must 
wait in an input queue until they can be served. To account for the execution cost of a transaction, 
TM requests CPU service at the begin of a transaction (BOT), for every object access and at the end 
of a transaction (EOT). The actual number of instructions for each of these services is exponentially 
distributed over a mean specified as a parameter. Processing an object access also entails requesting 
an appropriate (read or write) lock from the CC component and asking the buffer manager to bring 
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the corresponding database page into the main memory buffer (if not there already). Commit pro-
cessing consists oftwo phases. In phase 1, the BM is requested to write log data and possibly to force 
modified database pages to non-volatile storage. In phase 2, the CC is requested to release the trans-
action' s locks. 
For concurrency control, we use strict two-phase locking (long read and write locks) together with 
a deadlock detection scheme. Deadlock checks are performed for every denied lock request; the 
transaction causing the deadlock is aborted to break the cycle. Our simulation system provides a 
choice between page- and object-level locking. For comparison purposes, it is also possible to switch 
off concurrency control (no lock conflicts). These choices are offered on a per-partition basis. This 
flexibility is desirable since real DBMS also use different locking strategies for different object 
types. For instance, we can now use page-level locking for 'normal' database objects, object-level 
locking for frequently accessed administration data, and no locking for objects for which accesses 
are synchronized by using latches or tailored protocols (e.g. HISTORY accesses for Debit-Credit). 
CPU requests are served by a single CPU or multiple CPUs (multiprocessor). The number of CPUs 
and the capacity per CPU in MIPS are provided as simulation parameters. Modelling synchronous 
accesses to storage devices required a special CPU interface to keep the CPU busy until after an ac-
cess has been completed. 
The buffer manager (BM) is responsible for caching of database pages in main memory, for logging 
and for managing a write buffer and/or database cache in extended memory (NVEM). The database 
buffers in main memory and extended memory are managed according to a global LRU (least recent-
ly used) replacement strategy. Logging is modelled by writing a single page per update transaction 
to the log file3. In the case of a FORCE update strategy, all pages modified by a transaction are also 
written out at commit time. In the case of NOFORCE, we have ignored the checkpointing overhead 
assuming a fuzzy checkpointing scheme [HR83] which incurs little overhead during normal process-
ing. 
Parameter 
MPL 
InstrBOT 
InstrOR 
InstrEOT 
CCmodei 
NumCPU 
MIPS 
BufferSize 
UpdateStrategy 
Logging 
InstrIO 
InstrNVEM 
MemResident i 
AccessMode i 
CacheSizeNVEM 
CachingNVEM i 
WriteBufferNVEM i 
WrBufferSizeNVEM 
Meaning 
multiprogramming Jevel 
average number of instructions for BOT 
average number of instructions per object reference 
average number of instructions for EOT 
no CC, page-Jevel CC, or object-level CC for partition i 
number of CPUs 
MIPS rate per CPU 
size of main memory database buffer ( #page frames) 
FORCE or NOFORCE 
yes /nö 
avg. number of instructions per l/O 
avg. number of instructions per NVEM access 
memory residence of partition i (yes / no) 
synchronous or asynchronous access to partition i 
size ofNVEM cache (#page frames) 
NVEM caching mode for partition i 
Use of NVEM write buffer for partition i (yes / no) 
Size of write buffer in NVEM 
Table 3.3: CM parameters 
- 10 -
Database partitions can be kept memory-resident (to simulate main memory databases) or they can 
be allocated to a number of different storage devices (Fig. 3.2). For memory-resident partitions, ob-
viously no caching is necessary (100% hit ratio) and a NOFORCE scheme for update propagation 
is assumed (i.e. only logging is performed at commit time). lf a database partition resides on an 
external (non-volatile) storage medium, it is accessed either synchronously or asynchronously. In 
both cases the buffer manager requests CPU service to account for the I/0 overhead. For asynchro-
nous accesses the CPU is released before the I/0 is actually performed, while synchronous accesses 
keep the CPU busy until the read or write access is completed. 
The use of a write buffer and/or a 2nd-level database cache in extended memory is also managed 
by the buffer manager as it could be perfomed by the DBMS buffer manager in a real implementa-
tion. In TPSIM, the use of the NVEM write buffer and of the extended database buffer can be se-
lected on a per-partition basis. Different modes of NVEM caching can be chosen depending on 
which pages should migrate to the extended database buffer when being replaced from the main 
memory cache (only modified pages, only unmodified pages or all pages). Management of the 
NVEM cache also depends on the chosen update strategy (NOFORCE or FORCE). In the case of 
NOFORCE, we ensure that every page is cached at most once either in main memory or in NVEM. 
Therefore, whenever a page migrates from main memory to NVEM because of a replacement deci-
sion (or from NVEM to main memory because of a main memory miss and a NVEM hit), the page 
copy in main memory (NVEM) is deleted. As a result, the NVEM cache corresponds to a real ex-
tension of the main memory cache with the most frequently accessed pages in main memory. ~ith 
FORCE such an approach is not appropriate since all page updates are written to the NVEM cache 
at EOT. If pages written to NVEM would be eliminated from main memory at EOT, we could get 
a very low buffer utilization and poor hit ratios in main memory. Hence, we leave pages that are 
written to the NVEM cache in main memory resulting in some replication of pages. 
For both update strategies (NOFORCE and FORCE), we did not model a deferred propagation of 
modified pages from NVEM to disk. Rather, whenever a modified page is written from main mem-
ory to NVEM we directly start an asynchronous disk write for tbe respective page. An advantage 
of tbis simple approach is that pages can generally be replaced from the NVEM cacbe witbout delay 
since the modifications typically have already been written to disk by that time. Furthermore, writes 
still occur at NVEM speed since the disk is updated asynchronously. A deferred update strategy 
could reduce the I/0 overhead and frequency of disk writes if a modified page in NVEM is updated 
multiple times before being replaced from NVEM. On the other band, if the page is not modified 
again extra overhead is introduced since the page must be read from NVEM to main memory before 
it can be written to disk. For NOFORCE, the chosen approach seems reasonable since when a mod-
ified page is written to NVEM (replaced from main memory) this indicates that it bas not been ref-
erenced for some time so that the likelihood tbat tbe page will be modified again in the near future 
is small. For FORCE, on tbe other band, a deferred update strategy is clearly desirable for frequent-
ly modified pages. On the other band, tbe write traffic to NVEM is expected tobe much higher than 
3 . Possible optimizations like group commit or asynchronous buffer replacement from main memory are not yet 
supported. Although they are important for disk-based DBMS, they would reduce the performance differ-
ences for the new 1/0 devices. Öne conclusion we will draw from our performance study is that the use of 
non-volatile semiconductor memory reduces the need for such optimizations thereby simplifying buffer 
management. 
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for NOFORCE permitting only a comparatively short residence time of pages in NVEM before a re-
placement becomes necessary to make room for new pages. Hence, for the majority of pages the sim-
ple update strategy may also be a good choice for FORCE. 
3.3 External devices 
Database and log files can be allocated to a variety of external Storage devices. Currently we support 
the use of conventional disks, disks with volatile or non-volatile .disk caches, solid-state disks and 
the use of non-volatile extended memory (NVEM). As Fig. 3.2 shows, TPSIM offers 17 possibilities 
for allocating a database partition using up to four levels of the storage hierarchy (main memory, 
NVEM, disk cache / SSD, disk)4. A database partition is stored either on a regular disk, a solid-state 
disk, in NVEM or in main memory. Caching of database pages is supported at three levels, namely 
in main memory, in extended memory and in volatile or non-volatile disk caches. Furthermore, a 
write buffer may be used either in NVEM or in a non-volatile disk cache. The log file can be allocated 
in one of the following ways: NVEM-resident, SSD, disk with a write buffer either in NVEM or in 
disk cache, or on disk without using a write buffer. 
Table 3.4 shows the major parameters for defining the external storage configuration. There can be 
at most one NVEM and an arbitrary number of so-called disk-units. Disk-unit is used as a generic 
term for devices that offer a disk interface such as solid-state-disks, and disks with or without cache. 
The parameter "DBallocation" specifies for every partition whether it is stored in NVEM or, if not, 
to which disk-unit it is assigned. Similarly, the log file is assigned to NVEM or to one of the disk-
units. 
main memory resident main memory caching 
SSD = solid-state disk 
NVEM = non-volatile 
extended memory 
~ ~ ------------
NVEM-resident /)~~~ ~l ~f~"( 
disk cache non-volatile volatile no 
write buffer disk cache disk cache disk cache 
1 1 1 1 
disk disk disk disk 
Fig. 3.2: Allocation of database partitions in TPSIM 
A NVEM acc.ess is modelled by keeping a NVEM server busy for a specified service time. This ac-
cess time includes the time to transfer the page between main memory and NVEM (NVE~ is directly 
4
· Not all combinations that could be chosen are meaningful. For instance, a write buller for a partition 
should be used either in NVEM or in a volatile disk cache, but not in both Storage types. Similarly , when 
NVEM caching is employed for a partition there is no further need for a write buffer in the disk controller. 
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accessed by the CM). Multiple NVEM servers may be selected to permit concurrent NVEM access 
by different transactions (in the case of synchronous NVEM access, the number of CPUs determines 
the maximal concurrency ). 
Disk-units have in common that they are managed by one or more disk controller(s) and that there is 
a transmission delay for exchanging pages between main memory and disk-units. The number of 
controllers per disk-unit and the average page service time of the controller are provided as param-
eters. We did not explicitly model a channel subsystem, but assumed sufficient capacity so that page 
transfers do not cause a bottleneck. 
If a disk-unit is used as a SSD, the l/O delay is deterrnined by the transmission time and the queuing 
and service time at the controller assuming that the entire partition or log file is kept in semiconduc-
tor storage. For the other disk-unit types, one or more disk server(s) are modelled to account for the 
disk access time. The use of multiple disk servers represents the case where a partition is (uniformly) 
spread across multiple disks. In the case of regular disk-units (no SSD or disk cache), every 1/0 re-
sults in a disk access in addition to the controller delay and transmission time. 
For the mangement of disk caches we followed the realization of IBM's disk caches. We employ a 
LRU replacement scheme for both volatile and non-volatile disk caches. For disk-units with volatile 
cache, every write 1/0 results in a disk access as in the case without cache. If the page to be written 
is found in the disk cache ('write hit'), the copy in the cache is refreshed (conceptually) and the LRU 
information is updated; on a write miss the cache contents remains unaffected. For read l/Os the disk 
access can be avoided, if the respective page is found in the disk cache ('read hit'). If a read miss 
occurs, the page is read from disk, stored in the disk cache and transferred to the requesting CM. 
Parameter Meaning 
NumDiskUnits number of disk units 
DBallocation i allocation of database partition i 
LogAllocation allocation of log file 
NurnNVEMservers number of NVEM servers (controllers) 
NVEMdelay average NVEM access time per page 
Per-Disk-Unit Parameters 
DiskUnitType regular, volatile cache, non-volatile cache, SSD 
NumControllers number of disk controllers 
ContrDelay average controller service time 
TransDelay average transmission time per page 
NumDisks number of disks 
DiskDelay average disk access time per page 
CacheSize size of disk cache / write buffer (# page frames) 
Table 3.4: Parameters for external storage devices 
In the case of a non-volatile disk cache, it is tried to satisfy all write l/Os in the disk cache and to 
update the disk copy of a modified page asynchronously, i.e. after the '1/0 done' signal has been re-
tumed to the CM. This is always possible for a write hit since no other page needs to be replaced 
from the cache in this case. If a write miss occurs, we select the least recently accessed unmodified 
page from the cache as the replacement candidate (a page is considered as unmodified as soon as its 
disk copy has been updated). When there is no unmodified page in the cache, i.e. for all cached pages 
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the disk update is not yet completed, we cannot satisfy the write 1/0 in the cache but directly go to 
the disk. To reduce the likelihood of this case, we immediately _start the disk update when a modified 
page is stored in the disk cache. As for volatile disk caches, read l/Os are satisfied in the cache if 
possible (read hit) and a page is stored in the cache after a read miss. 
lf a disk-unit with non-volatile cache is solely used for logging, we do not employ LRU replacement, 
but simply use the disk cache as a write buffer to avoid synchronous disk writes if possible. 
The described use of disk caches largely corresponds to the management of currently available cach-
es, e.g. the IBM 3990 disk cache [MH88]. One deviation to the 3990 cache is that they use a separate 
non-volatile store (called NVS) which is only used as a write buffer. This has the advantage that only 
a small portion of the cache needs to be non-volatile thus reducing overall cost5. The performance 
should be the same than with our method because they also bring every modified page (write hit or 
write miss) into the cache [MH88]. 
5. In praxis, a non-volatile database cache in extended memory can also be implemented by using volatile 
extended memory and a small non-volatile write buffer for updates. In this case, a deferred propagation of 
updated pages from the NVEM cache to disk as discussed above would no longer be feasible. 
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4. Experiments and Results 
In this section, we present our performance results for a variety of storage configurations and differ-
ent workloads. Response time will be the primary performance metric in this study since our simu-
lation system uses an open queuing model. (TPSIM also computes detailed statistics on the compo-
sition of response time and device utilization, waiting times, queue lengths, lock behavior, hit ratios, 
etc. in order to explain the results). Most of our experiments (subsections 4.2 through 4.5) use the 
Debit-Credit workload since this load is well-known and widely used in performance benchmarks. 
In 4.1, the parameter settings for these runs are described. We study different allocation schemes for 
the log file (4.2) and database partitions (4.3). In addition we investigate the impact of the update 
strategy (FORCE vs. NOFORCE, 4.4) and of caching at different levels (4.5). In 4.6, we analyse the 
effectiveness of caching for a real-life workload represented by a database trace. Finally, we use a 
synthetic workload to study the influence of data contention. Many more experiments have been con-
ducted that cannot be presented due to space limitations but which also support our conclusions. 
Parameter 
NumObjects 
BlockF actor 
InstrBOT 
InstrOR 
InstrEOT 
CCmode 
NumCPU 
MIPS 
BufferSize 
Log ging 
InstrIO 
InstrNVEM 
AccessMode 
NumNVEMservers 
NVEMdelay 
ContrDelay 
TransDelay 
DiskDelay 
Settings 
500 (BRANCH partition), 5.000 (fELLER), 50.000.000 (ACCOUNT) 
1 (BRANCH), 10 (fELLER), 10 (ACCOUNT), 20 (IDSTORY) 
40.000 
40.000 
50.000 
page-level CC (BRANCH, TELLER, ACCOUNT), no CC (IDSTORY) 
4 
50 
2000 
yes 
3000 
300 
synchronous for NVEM-resident files, asynchronous otherwise 
1 
50 microseconds 
1 ms 
0.4 ms 
15 ms for DB disks, 5 ms for log disks 
Table 4.1: Parameter settings for Debit-Credit experiments 
4.1 Parameter settings for Debit-Credit experiments 
Table 4.1 shows the default parameter settings for the Debit-Credit experiments. In all experiments, 
we used clustering of BRANCH and TELLER records (see 3.1) so that BRANCH and TELLER 
records reside in the same partition and only three different pages are accessed by a transaction. The 
database consists of 500 BRANCH{fELLER pages and 5 million ACCOUNT pages. The size of the 
HIS TORY partition is immaterial here since every transaction adds a new record at the end of this 
sequential file. We did not set locks for HISTORY assuming an implementation that synchronizes 
accesses to the current end of this file by latches. The average pathlength of a transaction is 250.000 
instructions (BOT, four object references, EOT) excluding 1/0 overhead. Given an aggregate CPU 
capacity of 200 MIPS, a theoretical maximum of 800 TPS (transactions per second) can be processed. 
- 15 -
CPU processing accounts for 5 ms per transaction in the case of 50 MIPS CPUs. The multiprogram-
ming level has been chosen high enough to avoid queuing delays at the TM. Without I/0 queuing 
delays, the average access time per page is 50 microseconds for NVEM, 1.4 ms for SSD and disk 
cache, 6.4 ms for log disks and 16.4 ms for disks storing database partitions. For log disks, a reduced 
access time has been assumed since the log file is sequentially accessed shortening disk seek times . 
The default access mode is synchronous for NVEM-resident data, and asynchronous for data stored 
on disk-units. 
Parameters that are changed include the arrival rate, the allocation of log and database files, the up-
date strategy (FORCE, NOFORCE), cache sizes, and the number of controllers and disk servers per 
disk-unit. 
4.2 Allocation of log file 
In our first experiment, we considered four alternatives for allocation of the log file: 1) the log file 
resides on a single disk, 2) log file is on a single disk with non-volatile cache used as a write buffer 
(cache size: 500 pages), 3) the log is kept in solid-state disk, and 4) the log is stored in non-volatile 
extended memory. In all cases, the database partitions are stored on a sufficient number of regular 
disks so that no bottlenecks are introduced. NOFORCE was employed as the update strategy. 
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Fig. 4.1: lnfluence of log file allocation (Debit-Credit, NOFORCE) 
Fig. 4.1 shows the average transaction response time for the four log file allocations. Arrival rates 
from 10 to 700 transactions per second (TPS) have been used, resulting in a CPU utilization of about 
90% for 700 TPS. As expected, a single log disk creates a bottleneck and limits the maximal trans-
action rate to about 180 to 200 TPS for our parameter settings (due to the chosen disk service time 
of 5 ms). In the case of a single log disk without cache, queuing delays at the log disk cause a steep 
response time increase for arrival rates of more than 100 TPS. The use of a non-volatile disk cache 
(write buffer) helps to keep response time low and almost constant over the entire range from 10 to 
200 TPS ! This is because in this range all log writes could be satisfied in the cache while the disk 
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was asynchronously updated. For 200 TPS, the log disk is fully utilized and the disk writes for all 
cached pages are queued so that no more cache writes were possible. Still, the value of non-volatile 
disk cache is quite impressing since even for a higher disk utilization asynchronous l/Os are possible 
supporting better transaction rates and significantly shorter response times than without such a 
cache. 
The two other log allocations did not have a log bottleneck so that 700 TPS could be processed. The 
best response times were observed for the NVEM-resident log file which incurred an almost negli-
gible log delay. Slightly higher response times were achieved for the SSD-based log. The response 
time increase for 700 TPS is mainly because of increased CPU waits. 
The simulation results show that a write buffer primarily improves response times since the log 
writes occur at the speed of the respective type of semiconductor memory. The maximal throughput 
is still limited by the disk 1/0 rate, although a higher disk utilization can be supported than without 
write buffer. Group commit would permit significantly higher transaction rates since the log data of 
multiple transactions can be written in one 1/0. However, such transaction rates can also be achieved 
without group commit if the log is completely allocated to SSD or NVEM. Hence, these storage types 
supporting high 1/0 rates reduce the need for optimizations like group commit and permit simpler . 
logging strategies. 
4.3 Allocation of database partitions 
We studied the following six alternatives for allocating the database partitions: 1) all partitions (and 
the log) on disks without cache, 2) all partitions and log on disks with non-volatile cache used as a 
write buffer, 3) like 2 but with the write buffer in NVEM, 4) all partitions and log on SSD, 5) all 
partitions and log in NVEM, 6) all partitions main memory-resident, log on disk. Database partitions 
and the log have been assigned to the same device type to emphasize the relative differences. In all 
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Fig. 4.2: Impact of database allocation (Debit-Credit, NOFORCE) 
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cases we used a sufficiently high number of disk servers and controllers to avoid bottlenecks. Again, 
the update strategy was NOFORCE. 
Fig. 4.2 shows the response time results for the above listed configurations. Although the absolute 
values are small in all cases, the relative differences are significant. All configurations are CPU-
bound since we eliminated potential I/0 bottlenecks and the amount of lock contention was modest. 
The best results were again reached in the case of NVEM-resident data; in this case response time is 
almost exclusively determined by the queuing and service times at the CPU. Tbe SSD-based config-
urations also acbieved very short response times. For memory-resident partitions response times are 
higber tban for NVEM-resident partitions because of the disk 1/0 for logging. If tbe log bad been 
allocated to NVEM in this case, about tbe same response times than for NVEM-resident partitions 
were achieved. Memory-resident partitions bave an advantage at bigber transaction rates since tbey 
do not incur 1/0 overbead for database accesses but only for logging permitting reduced CPU waiting 
time and sligbtly higher througbput. Tbis is also the reason why response time for main memory-
resident partitions is ·better than for SSD-based partitions at 700 TPS in Fig. 4.2. Still, one can con-
clude tbat keeping tbe database in NVEM or SSD brings performance comparable to main memory 
databases, but at a lower cost. In addition, NVEM- and SSD-resident files can be supported by the 
operating system without affecting tbe DBMS, while memory-resident databases require explicit 
DBMS support. 
A significant response time improvement could already be obtained by tbe use of a write buffer eitber 
in NVEM or with non-volatile disk caches. Since a small write buffer is already sufficient to achieve 
tbese improvements, such an approacb is clearly more cost-effective tban keeping entire files (in par-
ticular, tbe ACCOUNT and HISTORY relations) resident in semiconductor memory. Tbe NVEM 
write buffer is only slightly better than a disk cacbe write buffer so tbat tbe lauer would be sufficient. 
On the otber band, a single NVEM write buffer can be used for multiple disks and disk controllers 
so tbat less non-volatile memory may be needed than with a separate write buffer in eacb disk con-
troller. 
Tbe response time values can largely be explained by the I/0 bebavior. Tbe average bit ratio in main 
memory was about 72.5%6 for all arrival rates and configurations (except for memory-resident par-
titions, of course) resulting in sligbtly more than 1 miss per transaction (on ACCOUNT). Since all 
pages are modified for Debit-Credit, every buffer miss resulted in an additional I/0 to write back tbe 
page to be replaced. As a consequence, about 2 database l/Os and 1 log 1/0 occur per transaction. In 
tbe disk-based configuration, all tbree l/Os occur at disk speed accounting for about 40 ms. Tbe use 
of a write buffer largely eliminated the delays for tbe two writes so that response times could be cut 
by a factor 2. If the ACCOUNT partition is also kept resident in semiconductor memory, the remain-
ing read disk I/0 can also be eliminated. 
A more sophisticated buffer manager tban tbe one used in TPSIM would have achieved be~ter re-
sponse times for tbe disk-based configuration by asynchronously writing modified pages to disk (be-
fore their replacement). In tbis case, only two synchronous l/Os would bave remained per transaction 
(read I/0 for ACCOUNT and the log write) tbus considerably reducing the difference to tbe config-
6
· Fora main memory buffer size of 2000 pages, the hit ratio was about 0% for ACCOUNT, 95% for HISTO-
RY (due to the blocking factor 20), 95% for BRANCH and 100% for TELLER (due to the clustering with 
BRANCH records) . 
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urations using a write buffer. On the other hand, one can argue that there is no real need any more to 
support asynchronous writes in the DBMS buffer manager since the same performance improve-
ments can be achieved by a write buffer in non-volatile semiconductor memory. The write buffer can 
be managed outside the DBMS, e.g. by the operating system's file manager in the case of a NVEM 
write buffer or by the disk controllers, so that not only log and database writes benefit from it but 
also other applications than transaction processing. Hence, using non-volatile semiconductor storage 
in this way permits simpler DBMS buffer management without sacrificing performance. 
Our results suggest that it may be good idea to use more than one type of the intermediate memories 
together. For instance, the log and the small BRANCH{fELLER partition could be kept resident in 
non-volatile memory (SSD or NVEM), while the ACCOUNT and HISTORY relations may be stored 
on regular disks with a write buffer. 
4.4 FORCE vs. NOFORCE update strategy 
To study the impact of the update strategy, we used the storage allocations from the last experiment 
for the case of a FORCE update strategy. We obtained the same order of the different allocation al-
ternatives than for NOFORCE, but the relative differences changed significantly. This is illustrated 
in Fig. 4.3, where the response time results for three storage allocations are compared with each oth-
er. 
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Fig. 4.3: FORCE vs. NOFORCE (Debit-Credit) 
Response times for FORCE are generally higher than for NOFORCE since there are more l/Os per 
transaction due to forcing modified pages to the database at commit7. While this causes a consider-
able response time penalty for the disk-based configuration, the differences shrink with increasing 
7
· There are three write l/Os to force out the modifications at commit. On the other hand, no write 1/0 was 
necessary on a buffer miss because there were always unmodilied pages to replace. Since we had the 
same hit ratios than for NOFORCE, there are about two disk writes more per transaction than in the NO-
FORCE configurations. 
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speed of the used storage devices (Fig. 4.3). So even with a limited amount of non-volatile memory 
used as a write buffer, response times for FORCE are almost as good than for NOFORCE. This in-
dicates that high performance is achievable even for a FORCE strategy since FORCE gains more 
from non-volatile semiconductor memory than the more optimized NOFORCE alternative. lt can 
also be seen from Fig. 4.3 that FORCE using a write buffer supports even better response times than 
NOFORCE without using non-volatile semiconductor memory. 
However, FORCE still causes more disk l/Os so that the 1/0 overhead is higher and 1/0 bottlenecks 
are more likely than for NOFORCE. The increased 1/0 overhead caused a steeper response time in-
crease for FORCE in the case of 700 TPS since CPU utilization was higher than for NOFORCE. In 
addition, we had allocated the small BRANCH/TELLER partition to multiple disks to avoid an 1/0 
bottleneck. If this partition were stored on a single disk, throughput for FORCE would be limited to 
less than 70 TPS in the disk-based configuration or when a write buffer is used. Keeping the 
BRANCH/TELLER partition resident in SSD or NVEM also avoids this bottleneck for FORCE. 
4.5 Influence of caching for Debit-Credit 
In addition to main memory caching, we considered buffering of database pages in NVEM and in 
volatile or non-volatile disk caches . In a first experiment, we varied the main memory buffer size 
for the different configurations indicated in Fig. 4.4. These simulation runs were conducted for the 
NOFORCE strategy and an arrival rate of 500 TPS. Results for FORCE and different 2nd-level cache 
sizes will be discussed later in this subsection. 
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Fig. 4.4: Impact of caching for different main memory buffer sizes (NOFORCE, 500 TPS) 
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The response time results in Fig. 4.4 refer to main memory buffer sizes from 200 to 5000 pages. In 
addition to the main memory buffer, we studied the use of a 1000 pages second-level buffer in a vol-
atile and non-volatile disk cache and in NVEM. Furthermore, the results for using a disk cache write 
buffer and a NVEM cache of 500 pages are shown in Fig. 4.4. Since the main memory buffer is used 
for all partitions of the database, the second-level cache was also shared for the four partitions. In 
the configurations using non-volatile disk caches or NVEM, these storage types were also used for 
logging. 
Increasing the main memory buffer is most effective for a size of less than 2000 pages since in this 
range many misses occurred for the frequently accessed BRANCH{TELLER pages. A buffer size of 
2000 pages was needed to keep the 500 BRANCH{TELLER pages in main memory; a larger main 
memory buffer (5000 pages) did not permit any significant response time improvements any more. 
The use of a volatile disk cache was only helpful for small main memory buffers where some misses 
on BRANCH{TELLER could be satisfied in the disk cache. As soon as the main memory buffer had 
reached the size of the volatile disk cache (1000 pages), no further hits occurred in the disk cache 
(Table 4.2a) so that the same response times than without disk cache resulted. The use ofnon-volatile 
semiconductor memory permits substantially more I/0 savings since all synchronous disk writes can 
be eliminated. So the use of a write buffer alone (no read hits) accounted already for the largest im-
provements compared to the disk-based configuration. The difference from the results with a non-
volatile disk cache of 1000 pages to the results for a write buffer correspond to the I/O savings due 
to read hits in the non-volatile disk cache. Most effective was the use of a NVEM cache. Even a 
NVEM cache of 500 pages perrnitted better response times than with a non-volatile disk cache of 
1000 pages. 
main memory buffer size main memory buffer size 
200 500 1000 2000 200 500 1000 2000 
mainmemory 53.7 59.6 66.7 72.5 mainmemory 53.7 59.6 66.7 72.5 
vol. disk cache 1000 12.8 5.6 0 0 vol. disk cache 1000 12.4 6.9 0.1 0 
nv disk cache 1000 13.0 7.4 3.8 0.8 nv disk cache 1000 12.8 7.0 0.1 0 
NVEM cache 1000 14.8 11 .0 5.7 1.1 NVEM cache 1000 13.1 7.2 3.4 0.6 
NVEM cache 500 9.2 7.1 3.9 0.8 
a) NOFORCE b) FORCE 
Table 4.2: Main memory and 2nd-level cache hit ratios (in %) for different buffer sizes 
To analyse the effectiveness of the different cache types in more detail, Table 4.2a summarizes the 
hit ratios for the simulation runs of Fig. 4.4 (NOFORCE). The main memory hit ratios increase with 
growing buffer size, while the number of additional hits in the second-level caches decreases (for a 
main memory buffer size of 5000 pages, there were no more hits in the second-level caches). The 
table shows that from the three types of second-level caches, the NVEM cache supports the best hit 
ratios, followed by the use of a non-volatile disk cache. With a volatile disk cache lower read hit 
ratios than for both non-volatile disk caches and NVEM caches were obtained! Disk caches were less 
effective than the NVEM cache since they are managed independently from the DBMS buffer in main 
memory. A consequence of this was that the same pages were frequently cached in main memory and 
in the disk caches. This was particularly the case for the volatile disk caches: as soon as the main 
memory buffer size reached the size of the disk cache no more hits occurred in the disk cache holding 
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merely a subset of the main memory cache. The double caching of pages comes from the fact that 
after a miss in main memory and in the disk cache, the page is cached in the disk cache as well as in 
main memory, although the hits will occur in main memory in the first place. If the disk cache is 
larger than the main memory buffer, more pages can be cached there so that some hits in the disk 
cache can be achieved despite the double caching of the most frequently accessed pages. 
NVEM caching achieved better hit ratios than with disk caches primarily because a double caching 
of pages could completely be avoided for NOFORCE (see section 3.2). In particular, after a main 
memory miss the respective page is only cached in main memory and not in the NVEM cache. Only 
pages that are replaced from main memory migrate to the NVEM cache. A result of this technique is 
that the combined hit ratio for the main memory and NVEM caches was the same than for a main 
memory buffer of the same aggregate size. For instance, the same combined hit ratios are obtained 
for the combinations of main memory/NVEM cache sizes of 1000/0 and 500/500, 2000/0 and 1000/ 
1000 or 1000/500 and 500/1000 (Table 4.2a). Furthermore, since NVEM accesses are very fast ba-
sically the same response times can be achieved for NVEM hits than for main memory hits (e.g. in 
Fig. 4.4 we bad the same response times for the combinations 500/1000 and 1000/500). This is an 
important observation since it indicates that for NOFORCE performance only depends on the aggre-
gate buffer size of main memory and NVEM cache. In particular, more cost-effective solutions can 
be obtained by choosing a small main memory and a larger NVEM cache size than only having a 
main memory cache of the same aggregate size. Since this result refers to read hits, it can also be 
achieved for volatile caches in extended memory. 
Non-volatile disk caches were more effective than volatile disk caches not because of the non-vola-
tility but because of the different handling of write misses. For a non-volatile disk cache, a modified 
page replaced from main memory is inserted into the disk cache for a write miss as well as for a write 
hit. For volatile disk caches, on the other band, the page is not cached upon a write miss. Due to the 
NOFORCE strategy, however, there were many write misses so that in contrast to non-volatile disk 
caches only few pages migrated from main memory to the volatile disk cache. This result suggests 
that the effectiveness of (IBM's) volatile disk caches can easily be improved by also caching pages 
on a write miss for files for which an additional caching is performed in main memory. Similarly, 
the effectiveness of disk caches could further be improved by not caching a page after a read miss if 
it is known that the page will be cached in main memory8. However, the applicability of such an ap-
proach is limited since typically only modified pages are written back from main memory to the disk 
controller (this is no problem for Debit-Credit where all pages are modified). 
When using a FORCE strategy, the effectiveness of the 2nd-level caches is generally lower since 
more pages are written from main memory to the 2nd-level cache than for NOFORCE. As a result, 
the average cache residence time per page is reduced thus lowering the probability of a re-reference. 
This is reflected in Table 4.2b showing that the hit ratios in the 2nd-level cache are generally lower 
for FORCE thru.i for NOFORCE. lt can be seen from the table that the hit ratios for volatile disk cach-
es are now very close to the values for non-volatile disk caches. This is due to the fact that FORCE 
results in a high write hit ratio in the disk cache since a page is written back (at EOT) shortly after 
it has been read. The highest read hit ratios were still obtained for a NVEM cache, although here the 
8
· Caching pages after a miss in the disk cache would still be appropriate for sequential files for which 
prefetching can be utilized. 
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hit ratios decreased most compared to NOFORCE. This was because .for FORCE a double caching 
of pages in main memory and NVEM could not be avoided (see section 3.2). 
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Fig. 4.5: Impact of caching for different 2nd-level buffer sizes (NOFORCE, 500 TPS) 
We conducted a further caching experiment for Debit-Credit where we varied the size ofthe second-
level cache. Fig. 4.5 shows the resulting response time results and hit ratios for a main memory buffer 
of 500 pages and NOFORCE. For the second-level cache we used between 200 and 5000 pages. For 
all cache sizes, NVEM caching achieved again the best response times and hit ratios, while the use 
of volatile disk caches was least effective. A volatile disk cache of 200 or 500 pages resulted in the 
same response time than without 2nd-level caching; again, hits occurred only for cache sizes exceed-
ing the main memory buffer size (500). 
We did not explicitly study caching at three levels for the same partition, but the results can easily 
be predicted based on the already presented findings. Disk caches used in addition to NVEM and 
main memory caching would be similarly (in-)effective than their use in combination with an in-
creased main memory buffer. Since the NVEM already caches modified pages, non-volatility would 
no longer be necessary for the disk caches. On the other band, the performance of a NVEM cache 
could be approached by a database cache in volatile extended memory used in combination with disk 
cache write buffers to avoid synchronous disk writes. 
4.6 Influence of caching for real-life workload 
To v
1
erify our observations for Debit-Credit, we conducted additional experiments with more realistic 
workloads represented by database traces. We present the results for one of the traces with a high 
share of read accesses. The trace consists of more than 17 .500 transactions of twelve transaction 
types and 1 million databas~ accesses. There are significant variations in transaction size; the largest 
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transaction (an ad-hoc query) performs more than 11.000 accesses. The database size is about 4 GB, 
but merely 66.000 different pages in 13 files were referenced during the trace period. About 20% of 
the transactions perform updates, but only 1.6% of all database accesses are writes. 
Fig. 4.6 and 4.7 show response time results for this trace and the three types of second-level caches 
for a fixed arrival rate and NOFORCE. Due to the low share of update accesses, results for FORCE 
were not significantly different from NOFORCE. Response times refer to a artificial transaction per-
forming the average number of database accesses. The parameter settings have largely been chosen 
as for Debit-Credit (Table 4.1), in particular the CPU and device characteristics. 
In Fig. 4.6, the size of the main memory buffer has been varied from 100 to 2000 pages, while the 
second-level caches had a fixed size of 2000 pages. In addition we have shown the results for a com-
plete allocation of the database to NVEM and SSD. Increasing the main memory buffer is most ef-
fective in the disk-based configuration when only main memory caching is employed. Not only for 
the complete database allocation in non-volatile semiconductor memory, but also with the second-
level caches good response times could already be obtained for small main memory buffer sizes; in-
creasing the main memory buffer resulted only in minor improvements. So even volatile disk caches 
were very effective for this read-dominated workload. In fact, they achieved basically the same hit 
ratios than non-volatile disk caches. Non-volatile disk caches supported slightly better response 
times only because of the faster log write. NVEM caching was again more effective than disk caching 
(better hit ratios) since the double caching effect could be avoided. So even for a main memory buffer 
of 2000 pages (83.8% main memory hit ratio), an additional hit ratio of 3.4% was achieved for the 
NVEM cache compared to 0.7% for the disk caches. NVEM caching could utilize the fact that not 
only modified pages migrated from main memory to the second-level cache (as for disk caches), but 
that unmodified pages were also written to NVEM when they are replaced from main memory. We 
found that the best NVEM hit ratios result if all pages (modified and unmodified ones) migrate from 
main memory to NVEM. 
Fig. 4.7 shows the impact of the 2nd-level cache size on response times for a fixed main memory 
buffer size of 1000 pages. The result for cache size 0 refers to the case with main memory caching 
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Fig. 4.6: Impact of main memory buffer size for real-life workload 
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only. For small second-level cache sizes, volatile and non-volatile disk caches did not permit signif-
icant hit ratios due to the double caching of pages. In contrast to Debit-Credit, some hits (0.6%) oc-
curred for a volatile disk cache of the same size than the main memory buffer (1000 pages). Again, 
for this workload volatile disk caches achieved about the same hit ratios than non-volatile disk cach-
es and NVEM caching was most effective. 
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4.7 Influence of lock contention 
To study the effect of data contention, we used a simple synthetic workload with one transaction 
types accessing two database partitions. The transaction type is of variable size and accesses an av-
erage of 10 database objects; the update probability is 100%. 80% of the accesses go to a small par-
tition of 10.000 objects, while the remaining accesses reference the second partition of 100.000 ob-
jects. The access frequency per object is thus 40 times higher for the small partition. For both parti-
tions a blocking factor of 10 is assumed. Like for Debit-Credit, an average pathlength of 250.000 
instructions per transaction has been chosen. We further assumed a buffer size of 2000 pages and 4 
CPUs with 50 MIPS each. 
Fig. 4.8 shows the response time results for this transaction type for arrival rates of 10 to 700 TPS 
and for three different allocation strategies and two lock granularities. The log and the two partitions 
are either all allocated to disk or NVEM; in a third (mixed) allocation the smaller partition and the 
log are kept in NVEM while the larger partition is stored on disk. Either page-level or object-level 
locking is employed. 
As Fig. 4.8 shows, page-level locking did not permit full utilization of the available CPU capacity 
for the disk-based and mixed allocation strategies. Throughput was limited to about 120 TPS for the 
purely disk-based allocation and to 150 TPS for the mixed strategy. The lock bottleneck could be 
removed for both configurations by employing object locking (in particular on the small partition) 
since this increased the number oflock granules by a factor of 10. Interestingly, page-locking did not 
cause any problems when both partitions and the log are kept NVEM-resident. In this case, the 1/0 
delay was significantly reduced supporting very short response times. This, in turn, substantially re-
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duced the number of concurrently active transactions as well as the lock holding time compared to 
the other configurations resulting in negligible lock contention. 
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Fig. 4.8: Page- vs. object-locking for different allocation strategies 
In the two other configurations, response time is largely determined by the disk 1/0 for logging and 
the larger partition (the frequently accessed small partition could be cached in main memory). The 
mixed allocation strategy only removed the 1/0 delay for logging, while the disk l/Os for the large 
partition remained. Furthermore, it could not be achieved as for Debit-Credit that the most frequently 
accessed objects are referenced last in a transaction. Rather, locks on the high-contention objects had 
to be held across several disk l/Os causing a substantial lock contention. While object-level locking 
solved the problem in our example, it would have been easy to create other scenarios with lock con-
tention bottlenecks despite the use of object-locking. 
The experiment illustrates that restricting the use of non-volatile semiconductor memory to the stor-
age of frequently accessed database files or the log, may not be enough to guarantee a sufficiently 
low lock contention to fully utilize the available CPU capacity. This is because the remaining disk 
l/Os can still cause lock thrashing in the presence of high contention objects (or long transactions.). 
As our results indicate, this problem can be resolved by further reducing the 1/0 delays (e.g. by stor-
ing all files in non-volatile semiconductor memory) or by employing a 'better' concurrency control 
strategy, e.g. by using fine-grained locking or a special treatment of critical object and transaction 
types. 
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5. Conclusions 
We have presented a performance evaluation of extended Storage hierarchies to improve transaction 
processing performance. W e considered three types of page-addressable semiconductor memory 
(disk caches, solid-state disks (SSD) and extended memory) that offer substantially lower I/0 latency 
and higher 1/0 rates than disks. Compared to main memory, they are less expensive (per MB) and 
provide better failure isolation due to the page-oriented interface. Non-volatile semiconductor mem-
ories can be used to keep entire (log and database) files resident in them thereby eliminating all (syn-
chronous) disk l/Os for these files. A more space-efficient usage of the new memory types results if 
they are used as a write buffer or for caching database pages at an additional level of the storage hi-
erarchy. A write buffer permits log and database writes tobe satisfied in non-volatile semiconductor 
memory and performing the disk write asynchronously. Caching database pages at an intermediate 
storage level may reduce the number of disk reads at a lower cost than by increasing the main mem-
ory buffer size. 
Our performance study has shown that the use of non-volatile extended memory, SSD and non-vol-
atile disk caches significantly improves response times compared to disk-based configurations in al-
most all cases. Transaction rates are increased in cases with otherwise low effective CPU utilization 
because of I/0 bottlenecks (e.g. t'or logging) or lock contention. Lock contention can almost com-
pletely be eliminated by storing the log and the entire database in non-volatile semiconductor mem-
ory. In this case, simple concurrency control strategies like page-level two-phase locking are suffi-
cient. However if synchronous disk I/Os can only partially be eliminated, the use of non-volatile 
semiconductor memory alone may not be sufficient for high-contention applications to keep lock 
contention small enough to guarantee full utilization of the available CPU capacity. 
We found that the use of a limited amount of non-volatile semiconductor memory reduces the need 
to employ sophisticated buffer management strategies. This was illustrated by comparing the perfor-
mance of the FORCE and NOFORCE alternatives for propagating modified database pages to the 
permanent database. While the simpler FORCE strategy requires more l/Os than NOFORCE, the re-
sulting performance impact often becomes insignificant when all force writes go to non-volatile 
semiconductor memoi:y (in fact, performance can be improved compared to NOFORCE configura-
tions without non-volatile semiconductor memory) . Similar conclusions apply for other software 
techniques to limit the number of synchronous disk l/Os like asynchronous page replacement and 
group commit. On the other hand, if a DBMS already supports these optimizations high transaction 
rates and sufficiently short response times may be achievable with little or no non-volatile semicon-
ductor memory. 
From the intermediate storage types considered here, non-volatile extended memory (NVEM) sup-
ports the best performance for transaction processing albeit at the highest cost. If the log and entire 
database are kept NVEM-resident, the performance is comparable to main memory database systems 
with a non-volatile log buffer. The use of solid-state disks is a. less expensive alternative for keeping 
entire files resident in semiconductor memory and reduces 1/0 latency almost to the same degree than 
NVEM. Similarly, a disk cache write buffer is almost as effective than a NVEM write buffer. The 
main advantage of NVEM is that it can be used in a more flexible way since it is directly accessible 
by special machine instructions. So NVEM can be used for storing entire files, but also for caching 
database pages or as a write buffer (e.g. log buffer). In locally distributed systems, NVEM can be 
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further utilized, e.g. to speed-up inter-system communication and to hold globally shared data struc-
tures [Ra91]. These extended usage forms require special support by the DBMS or/and operating sys-
tem, while SSDs and disk caches offer a disk-oriented interface so that their use remains transparent 
to the DBMS (device independence). 
Caching of database pages in a second-level buffer in addition to main memory buffering is most 
effectively supported by an extended database buffer in NVEM. For NOFORCE, NVEM caching was 
optimal in the sense that main memory and NVEM caching together achieved the same combined hit 
ratios than with a main memory buffer of the same aggregate buffer size alone. Since extended mem-
ory is less expensive than main memory, the cost-effectiveness of caching can be improved by choos-
ing a small main memory and a large extended memory buffer. NVEM caching supported signifi-
cantly better hit ratios than the use of volatile or non-volatile disk caches. Current disk caches are 
optimized for one-level caching so that their use in combination with main memory caching results 
in a double caching of the most frequently accessed pages. Our results suggest that all pages replaced 
from the DBMS buffer in main memory should be kept in the second-level database cache for future 
re-references. This can easily be achieved for the NVEM cache if it is managed by the DBMS. The 
use of disk caches, however, is transparent to the DBMS so that unmodified pages do not migrate 
from main memory to the disk cache. Furthermore, modified pages replaced from main memory will 
not be cached by current volatile disk caches if a write miss occurs. Caching of pages in a second-
level cache was found to be less effective for FORCE than for NOFORCE because the high write 
traffic resulted in short cache residence times per page. In addition, the pages forced out of main 
memory and stored in the second-level cache, also remained buffered in main memory causing a dou-
ble caching for modified pages. 
While NVEM alone supports all usage forms of intermediate semiconductor memory to reduce the 
number of synchronous disk l/Os, the reduced cost of disk caches and SSD can make the combined 
use of two or even three of these storage types desirable. For instance, one could use non-volatile 
disk caches to implement write buffers and SSD to keep entire files resident in semiconductor mem-
ory. Extended memory can then be used to hold a second-level database cache. 
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